



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/726,976	12/03/2003	Benjamin Daniel Osecky	200300842-1	5119

22879 7590 10/09/2007
HEWLETT PACKARD COMPANY
P O BOX 272400, 3404 E. HARMONY ROAD
INTELLECTUAL PROPERTY ADMINISTRATION
FORT COLLINS, CO 80527-2400

EXAMINER

AHMED, ENAM

ART UNIT	PAPER NUMBER
----------	--------------

2112

MAIL DATE	DELIVERY MODE
-----------	---------------

10/09/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

mn

Office Action Summary

Application No.

10/726,976

Applicant(s)

OSECKY ET AL.

Examiner

Enam Ahmed

Art Unit

2112

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 December 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Non – Final Rejection

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2, 3, 24, 32 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell et al. (U.S. Patent No. 5,594,903) in view of Galpin (U.S. Patent No. 7,043,728).

With respect to claim 1, the Bunnell et al. reference teaches separating the program into computation segments (column 3, lines 9-22); compiling source code for at least one of the segments to generate two code sections (column 7, lines 8-27); executing each of the code sections in a different computational domain to generate respective results (column 1, lines 28-50); (column 2, lines 30-46) and (column 16, line 65 – line 17, column 10). The Bunnell et al. reference does not teach one of which is functionally redundant with respect to the other, generating comparison code for

comparing results produced by the execution of the two code sections, comparing the respective results using the comparison code and executing one of the code sections to alter further flow of execution of the program only if the respective results are identical. The Galpin reference teaches one of which is functionally redundant with respect to the other (column 1, lines 34-50), (column 1, lines 58-63), (column 3, lines 21-30) and (column 6, lines 7-15); generating comparison code for comparing results produced by the execution of the two code sections (column 2, lines 29-48) and (column 3, lines 21-30); comparing the respective results using the comparison code and executing one of the code sections to alter further flow of execution of the program only if the respective results are identical (column 2, lines 29-48), (column 2, line 62 – column 3, line 9) and (column 3, lines 21-30). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnell et al. and Galpin to incorporate one of which is functionally redundant with respect to the other, generating comparison code for comparing results produced by the execution of the two code sections, comparing the respective results using the comparison code and executing one of the code sections to alter further flow of execution of the program only if the respective results are identical. The motivation for one of which is functionally redundant with respect to the other, generating comparison code for comparing results produced by the execution of the two code sections, comparing the respective results using the comparison code and executing one of the code sections to alter further flow of execution of the program only if the respective results are identical is for efficient

Art Unit: 2112

synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

With respect to claims 2 and 35, the Bunnel et al. reference teaches wherein said computational domain comprises a time domain (column 9, lines 5-12).

With respect to claims 3, 24 and 32 the Bunnel et al. reference teaches wherein the compiling step includes compiling the source code to schedule execution thereof so that a minimum number of processor clock cycles elapse between execution of a first one of the code sections and execution of the other one of the code sections (column 3, lines 3-18), (column 3, lines 42-47) and (column 8, lines 21-36).

Claims 4 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of de Bonet (U.S. Patent No. 7,168,008).

With respect to claims 4 and 25, the Bunnel et al. reference teaches all of the limitations of claims 3 and 24. The bunnel et al. reference does not teach wherein said minimum number of processor clock cycles is predetermined as a function of statistical properties of duration of disruptive events causing said computational errors. The de Bonet reference teaches wherein said minimum number of processor clock cycles is predetermined as a function of statistical properties of duration of disruptive events

causing said computational errors (column 7, lines 33-42). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have incorporated the references Bunnel and de Bonet to incorporate wherein said minimum number of processor clock cycles is predetermined as a function of statistical properties of duration of disruptive events causing said computational errors into the claimed invention. The motivation for wherein said minimum number of processor clock cycles is predetermined as a function of statistical properties of duration of disruptive events causing said computational errors is to improve the protection system.

Claims 5, 6 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of Lajolo (U.S. Patent No. 6,880,112).

With respect to claims 5 and 36, the Bunnel et al. reference teaches all of the limitations of claims 1 and 34. The Bunnel et al. reference does not teach wherein said computational domain comprises a spatial domain. The Lajolo reference teaches wherein said computational domain comprises a spatial domain (column 3, lines 25-48). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Lajolo to incorporate wherein said computational domain comprises a spatial domain into the claimed invention. The motivation for wherein said computational domain comprises a spatial domain is for a high dependability level (column 5, lines 17-18).

With respect to claim 6, all of the limitations of claim 1 have been addressed. The Bunnell et al. reference teaches wherein said compiling step includes compiling the source code such that each of the code sections is executed using separate resources of the processor (column 3, lines 3-22) and (column 14, lines 20-34).

Claims 7, 8 and 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnell et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of Kane et al. (U.S. Patent No. 5,537,559).

With respect to claim 7, all of the limitations of claim 6 have been addressed. The Bunnell et al. reference does not teach wherein said resources comprise functional units and partitioned registers. The Kane et al. reference teaches wherein said resources comprise functional units and partitioned registers (column 1, lines 28-45), (column 1, lines 55-62) and (column 2, lines 7-21). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnell et al. and Kane et al. to incorporate wherein said resources comprise functional units and partitioned registers into the claimed invention. The motivation for wherein said resources comprise functional units and partitioned registers is achieving a high degree of pipelining (column 3, lines 67 – column 4, line 1 – Kane et al. reference).

With respect to claims 8 and 27, all of the limitations of claims 7 and 26 have been addressed. The Bunnel et al. reference does not teach wherein the partitioned registers are used to effect the detection and repair of errors in the registers and paths to/from the registers. The Kane et al. reference teaches wherein the partitioned registers are used to effect the detection and repair of errors in the registers and paths to/from the registers (column 1, lines 18-27). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have incorporated Bunnel et al. and Kane et al. to incorporate wherein the partitioned registers are used to effect the detection and repair of errors in the registers and paths to/from the registers into the claimed invention. The motivation for wherein the partitioned registers are used to effect the detection and repair of errors in the registers and paths to/from the registers is achieving a high degree of pipelining (column 3, lines 67 – column 4, line 1 – Kane et al. reference).

Claims 9, 10-14, 20, 21, 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728), Kane et al. (U.S. Patent No. 5,537,559) further in view of Merkey (U.S. Patent No. 6,862,609).

With reference to claims 9 and 28, all of the limitations of claims 8 and 26 have been addressed. The Bunnel et al. reference does not teach wherein the partitioned registers are utilized by encoding register names from a first set of registers into

instructions in a first one of the code sections and encoding register names from a second set of registers into instructions in the other one of the code sections. The Merkey reference teaches wherein the partitioned registers are utilized by encoding register names from a first set of registers into instructions in a first one of the code sections and encoding register names from a second set of registers into instructions in the other one of the code sections (column 13, lines 17-21), (column 13, lines 56-62), (column 16, lines 21-34) and (column 26, lines 27-37). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Merkey to incorporate wherein the partitioned registers are utilized by encoding register names from a first set of registers into instructions in a first one of the code sections and encoding register names from a second set of registers into instructions in the other one of the code sections into the claimed invention. The motivation for wherein the partitioned registers are utilized by encoding register names from a first set of registers into instructions in a first one of the code sections and encoding register names from a second set of registers into instructions in the other one of the code sections is to improve system performance.

With respect to claims 10 and 20, all of the limitations of claims 1 and 19 have been addressed. The Bunnel et al. reference does not teach wherein the respective results are compared by executing the comparison code in a different computational domain from the domain in which one of the code sections was executed. The Merkey reference teaches wherein the respective results are compared by executing the

Art Unit: 2112

comparison code in a different computational domain from the domain in which one of the code sections was executed (column 12, lines 42-47). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have incorporated Bunnel et al. and Merkey to incorporate wherein the respective results are compared by executing the comparison code in a different computational domain from the domain in which one of the code sections was executed into the claimed invention. The motivation for wherein the respective results are compared by executing the comparison code in a different computational domain from the domain in which one of the code sections was executed is to improve system performance.

With respect to claims 11 and 29, all of the limitations of claims 10 and 18 have been addressed. The Bunnel et al. reference does not teach wherein the compiler uses an explicit scheduling aspect of the processor's instructions set to insure that the two code sections are each executed by a different set of functional units. The Galpin reference teaches wherein the compiler uses an explicit scheduling aspect of the processor's instructions set to insure that the two code sections are each executed by a different set of functional units (column 1, lines 51-57), (column 4, line 63 – column 5, line 5). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Galpin to incorporate wherein the compiler uses an explicit scheduling aspect of the processor's instructions set to insure that the two code sections are each executed by a different set of functional units into the claimed invention. The motivation for wherein the compiler

Art Unit: 2112

uses an explicit scheduling aspect of the processor's instructions set to insure that the two code sections are each executed by a different set of functional units is for efficient synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

With respect to claim 12, the Bunnel et al. reference teaches including performing error handling if a discrepancy between the respective results is found (column 7, lines 29-40).

With respect to claims 13 and 21, all of the limitations of claims 12 and 19 have been addressed. The Bunnel et al. reference teaches wherein said error handling includes at least one function selected from the group consisting of re-execution (column 12, lines 36-51). The Bunnel et al. reference does not teach trapping to an error handling routine. The Galpin reference teaches failing and trapping to an error handling routine (column 7, lines 61-67). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Galpin to incorporate wherein the compiler uses an explicit scheduling aspect of the processor's instructions set to insure that the two code sections are each executed by a different set of functional units into the claimed invention. The motivation for wherein the compiler uses an explicit scheduling aspect of the processor's instructions set to insure that the two code sections are each executed by a different set

Art Unit: 2112

of functional units is for efficient synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

With respect to claim 14, the Bunnel et al. reference teaches wherein each of the computation segments receives a set of inputs, performs at least one computation on the input values, and exposes a set of outputs to further computation (column 1, lines 29-48).

Claims 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of Oates (U.S. Patent No. 7,110,431).

With respect to claim 15, all of the limitations of claim 1 have been addressed. The Bunnel et al. reference does not teach the step of optimizing one of the two code sections to execute via different registers and functional units than the other one of the code sections. The Oates reference teaches the step of optimizing one of the two code sections to execute via different registers and functional units than the other one of the code sections (column 8, line 62 – column 9, line 11). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Oates to incorporate the step of optimizing one of the two code sections to execute via different registers and functional units than the other

Art Unit: 2112

one of the code sections into the claimed invention. The motivation for the step of optimizing one of the two code sections to execute via different registers and functional units than the other one of the code sections is to manage faults for high availability.

With respect to claim 16, the Bunnel et al. reference teaches wherein the compiling step employs code reorganization to dynamically translate the source code into two code sections (column 6, lines 10-20) and (column 8, lines 28-40).

Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of de Bonet (U.S. Patent No. 7,168,008).

With respect to claim 17, all of the limitations of claim 1 have been addressed. The Bunnel et al. reference does not teach wherein the step of compiling the source code is performed by incrementally translating the source code. The de Bonet reference teaches wherein the step of compiling the source code is performed by incrementally translating the source code (column 11, lines 47-67). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Bonet to incorporate wherein the step of compiling the source code is performed by incrementally translating the source code into the claimed invention. The motivation for wherein the step of compiling the source code is

performed by incrementally translating the source code is to improve the protection system.

Claims 18-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903) in view of Galpin (U.S. Patent No. 7,043,728).

With respect to claim 18, the Bunnel et al. reference teaches separate the program into computation segments (column 3, lines 9-22); compile source code for at least one of the computation segments to generate output (column 7, lines 8-27); each of which is configured to execute in a different computational domain (column 1, lines 28-50); (column 2, lines 30-46) and (column 16, line 65 – line 17, column 10). The Bunnel et al. reference does not teach two redundant code sections and generate comparison code for comparing respective results produced by execution of the two code sections. The Galpin reference teaches two redundant code sections other (column 1, lines 34-50), (column 1, lines 58-63), (column 3, lines 21-30) and (column 6, lines 7-15); and generate comparison code for comparing respective results produced by execution of the two code sections (column 2, lines 29-48) and (column 3, lines 21-30). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Galpin to incorporate two redundant code sections and generate comparison code for comparing respective results produced by execution of the two code sections into the claimed invention. The motivation for two redundant code sections and generate comparison

Art Unit: 2112

code for comparing respective results produced by execution of the two code sections is for efficient synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

With respect to claim 19, all of the limitations of claim 18 have been addressed. The Bunnel et al. reference teaches executes each of the code sections in a different computational domain to generate respective results for each of the code sections (column 1, lines 28-50); (column 2, lines 30-46) and (column 16, line 65 – line 17, column 10); performs error handling, if a discrepancy between the respective results is found (column 7, lines 29-40). The Bunnel et al. reference does not teach compares the respective results using the comparison code. The Galpin reference teaches compares the respective results using the comparison code (column 2, lines 29-48) and (column 3, lines 21-30). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Galpin to incorporate compares the respective results using the comparison code into the claimed invention. The motivation for compares the respective results using the comparison code is for efficient synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of Brown (U.S. Patent No. 6,446,058).

With respect to claim 22, all of the limitations of claim 18 have been addressed. The Bunnel et al. reference teaches to schedule execution of the redundant code sections so that a minimum number of clock cycles elapse between execution of a first one of the sections and execution of the other one of the code sections (column 3, lines 3-18), (column 3, lines 42-47) and (column 8, lines 21-36). The Bunnel et al. reference does not teach an optimizer for modifying the output of the compiler. The Brown reference teaches an optimizer for modifying the output of the compiler (column 4, lines 7-27). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Brown to have incorporated an optimizer for modifying the output of the compiler into the claimed invention. The motivation for an optimizer for modifying the output of the compiler is for a improvement in efficiency of a computer maintenance engineer.

Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of Oates (U.S. Patent No. 7,110,431).

With respect to claim 23, all of the limitations of claim 18 have been addressed. The Bunnel et al. reference does not teach an optimizer for configuring one of the redundant code sections to execute via different registers and functional units than the other one of the code sections. The Brown reference teaches an optimizer for configuring (column 4, lines 7-27). The Oates reference teaches one of the redundant code sections to execute via different registers and functional units than the other one of the code sections (column 8, line 62 – column 9, line 11). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Bunnel et al. and Brown to incorporate an optimizer for configuring into the claimed invention. It would also have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the references Bunnel et al. and Oates to incorporate one of the redundant code sections to execute via different registers and functional units than the other one of the code sections into the claimed invention. The motivation for an optimizer for configuring is for a improvement in efficiency of a computer maintenance engineer. The motivation for one of the redundant code sections to execute via different registers and functional units than the other one of the code sections is to manage faults for high availability.

Claims 26, 30 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728) further in view of kane et al. (U.S. Patent No. 5,537,559)

With respect to claims 26 and 33, all of the limitations of claim 18 and 31 have been addressed. The Bunnell et al. reference teaches wherein the compiler compiles the source code such that each of the code sections is executed (column 3, lines 3-22) and (column 14, lines 20-34). The Bunnell et al. reference does not teach using a different set of functional units and partitioned registers of the processor. The Kane et al. reference teaches using a different set of functional units and partitioned registers of the processor (column 1, lines 28-45), (column 1, lines 55-62) and (column 2, lines 7-21). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnell et al. and Kane et al. to incorporate using a different set of functional units and partitioned registers of the processor into the claimed invention. The motivation for using a different set of functional units and partitioned registers of the processor is achieving a high degree of pipelining (column 3, lines 67 – column 4, line 1 – Kane et al. reference).

With respect to claim 30, the Bunnell et al. reference teaches executes each of the code sections in a different computational domain to generate respective results for each of the code sections (column 1, lines 28-50); (column 2, lines 30-46) and (column 16, line 65 – line 17, column 10). The Bunnell et al. reference does not teach compares the respective results using the comparison code and compares the respective results using the comparison code and executes one of the code sections to alter further flow of execution of the program only if the respective results are identical. The Galpin reference teaches compares the respective results using the comparison code (column

Art Unit: 2112

2, lines 29-48) and (column 3, lines 21-30); executes one of the code sections to alter further flow of execution of the program only if the respective results are identical (column 2, lines 29-48), (column 2, line 62 – column 3, line 9) and (column 3, lines 21-30). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention to have combined the references Bunnel et al. and Galpin to incorporate compares the repective results using the comparision code and compares the respective results using the comparision code and executes one of the code sections to alter further flow of execution of the program only if the respective results are identical into the claimed invention. The motivation for compares the repective results using the comparision code and compares the respective results using the comparision code and executes one of the code sections to alter further flow of execution of the program only if the respective results are identical is for efficient synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

Claims 31 and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bunnel et al. (U.S. Patent No. 5,594,903), Galpin (U.S. Patent No. 7,043,728).

With respect to claims 31 and 34, the Bunnel et al. reference teaches means for compiling source code for at least part of the program to generate two code sections (column 7, lines 8-27); wherein each of the code sections is executed in a different computational domain to generate respective results (column 1, lines 28-50); (column 2, lines 30-46) and (column 16, line 65 – line 17, column 10); means for performing error

Art Unit: 2112

handling, if a discrepancy between the respective results is found (column 7, lines 29-40). The Bunnel et al. reference does not teach one of which is functionally redundant with respect to the other, means for generating comparison code for comparing results produced by execution of the two code sections, means for comparing the respective results using the comparison code. The Galpin reference teaches one of which is functionally redundant with respect to the other (column 1, lines 34-50), (column 1, lines 58-63), (column 3, lines 21-30) and (column 6, lines 7-15); means for generating comparison code for comparing results produced by execution of the two code sections (column 2, lines 29-48) and (column 3, lines 21-30); means for comparing the respective results using the comparison code (column 2, lines 29-48), (column 2, line 62 – column 3, line 9) and (column 3, lines 21-30). Thus it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have combined the references Bunnel et al. and Galpin to incorporate one of which is functionally redundant with respect to the other, means for generating comparison code for comparing results produced by execution of the two code sections and means for comparing the respective results using the comparison code into the claimed invention. The motivation for one of which is functionally redundant with respect to the other, means for generating comparison code for comparing results produced by execution of the two code sections and means for comparing the respective results using the comparison code is for efficient synchronism, fault-detection, fault-tolerance while effectuating loose coupling of the processes (column 2, lines 46-48).

Art Unit: 2112

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Enam Ahmed whose telephone number is 571-270-01729. The examiner can normally be reached on Mon-Fri from 8:30 A.M. to 5:30 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis Jacques, can be reached on 571-272-6962.

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EA

EA

9/26/07

Jacques Louis Jacques
JACQUES LOUIS-JACQUES
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100